Advanced computer architecture MCQs with answers pdf

Advanced computer architecture MCQs with answers pdf

Advanced computer architecture MCQs with answers pdf

The need for a thorough understanding of advanced computer architecture is essential in today’s fast-changing technological world.

To help professionals and students alike, this article provides a comprehensive collection of multiple-choice questions (MCQs) on advanced computer architecture, with answers included in a PDF format.

This compilation covers a broad range of topics and offers an excellent resource for anyone looking to assess their knowledge and proficiency in this area.

Test your advanced computer architecture knowledge with this free pdf featuring multiple-choice questions and answers. Download it now and find out how much you know!

What is Advanced computer architecture

Advanced computer architecture is a branch of computer science that focuses on the design and implementation of high-performance computing systems.

It is concerned with the way in which the various components of a system interact and how different types of computers can be interconnected to create an efficient network.

Advanced computer architecture MCQs with answers are used to assess knowledge on topics ranging from processor design, memory hierarchies, instruction set architectures, parallel processing, interconnection networks, virtualization technologies and software engineering.

It is essential for professionals working in the field of advanced computer architecture to have a clear understanding of all these concepts. Through multiple choice questions (MCQs), professionals can gain insight into the fundamental principles underlying advanced computer architecture.

40 Advanced computer architecture MCQs with answers

1. Computer architecture is abstracted by its ___.
a. Instruction
b. Instruction set
c. Organization
d. None of the above
Ans. B

2. Instruction sets includes-
a. Opcode
b. Addressing modes
c. Registers
d. All of the above
Ans. d

3. Sequential computer was improved from bit serial to-
a. Bit-parallel
b. Byte serial
c. Word-parallel
d. None of the above
Ans. c

4. The Von Newmann architecture is slow due to ___ execution of instructions in a program.
a. Sequential
b. Parallel
c. Non-execution
d. None of the above
Ans. a

5. The term ‘computer architecture’ was coined in-
a. 1972
b. 1978
c. 1964
d. 1968
Ans. c

6. ___ levels can be used for describing a computer-
a. 1
b. 2
c. 3
d. 4
Ans. d

7. ___ Model is more suitable for special purpose computations.
a. SIMD
b. MISD
c. MIMD
d. Both a and b
Ans. d

8. Hazards in pipelines can make it necessary to ___ the pipeline.
a. Stall
b. Stake
c. Storm
d. None of the above
Ans. a

9. When a machine is pipelined, the ___ execution of instructions requires pipelining of functional unit.
a. Overloaded
b. Over ridded
c. Overlapped
d. Over crowded
Ans. c

10. The ratio which stays constant as performance and cost is increased by equal factors is called as-
a. Performance Ratio
b. Cost Ratio
c. Cost-Performance Ratio
d. All of the above
Ans. c

11. The cost-performance ratio is a good indicator of ___ quality for small changes.
a. Relative
b. Absolute
c. Absolute relative
d. All of the above
Ans. a

12. The processors in a multiprocessor system communication with each other through ___.
a. Shared memory
b. Shared variable in a common memory
c. Both a & b
d. None of the above
Ans. b

13. Interprocessor communication is done through ___ among nodes.
a. Shared variable
b. Shared memory
c. Message passing
d. None of the above
Ans. c

14. Explicit vector instructions were introduced with the appearance of ___.
a. Processors
b. Micro processor
c. Intel processors
d. Vector processors
Ans. b

15. An SIMD computer exploits ___ parallelism.
a. Spatial
b. Temporal
c. Both a & b
d. None of the above
Ans. a

16. Associate memory can be used to build ___ associative processors.
a. SISD
b. SIMD
c. MISD
d. MIMD
Ans. b

17. ___ architecture supports the pipelined flow of vectors operands directly from the memory to pipelines and then back to memory.
a. Memory to memory
b. Register to memory
c. Memory to register
d. Register to register
Ans. a

18. ___ Architecture uses vector registers to interface between the memory and functional lines.
a. Memory to memory
b. Register to memory
c. Memory to register
d. Register to register
Ans. d

19. There are ___ families of pipelined vector processors.
a. 1
b. 2
c. 3
d. 4
Ans. b

20. At the system level the description of the ___ architecture is based on processor level building blocks.
a. Abstract
b. Concrete
c. Encapsulated
d. None of the above
Ans. b

21. The ___ architecture of a processor of ten referred to as simply the architecture of the processor.
a. Abstract
b. Concrete
c. Encapsulated
d. None of the above
Ans. a

22. ___ classification shows the architectural evolution from sequential scalar computers to vector processors and parallel computers.
a. Von-Neumann’s
b. Nyquist’s
c. Flynn’s
d. None of the above
Ans. c

23. Pipelining offers an economical way to realize ___ parallelism in digital computers.
a. Spatial
b. Temporal
c. Concurrent
d. None of the above
Ans. b

24. The concept of ___ processing in a computer is similar to assembly lines in an industrial plan.
a. Vector
b. Sequential
c. Pipeline
d. None of the above
Ans. c

25. ___ are streamed into the pipe and get executed in an over-tapped fashion at the subtask level.
a. Successive tasks
b. Independent tasks
c. Concurrent tasks
d. All of the above
Ans. a

26. Weather modeling is ___ numeric computation.
a. Structured
b. Unstructured
c. Highly-structured
d. None of the above
Ans. c

27. CPI stands for-
a. Clock cycles per instructions
b. Click per instructions
c. Cycles per inch
d. None of the above
Ans. a

28. Pipelining yields a reduction in the ___ per instruction.
a. Fetching Line
b. Executions tine
c. Average execution time
d. None of the above
Ans. c

29. Pipelining ___ the clock cycle time.
a. Decreases
b. Increases
c. Stabilizes
d. None of the time
Ans. a

30. In ___ pipeline all tasks have equal processing time in all station facilities.
a. Delay
b. Uniform-delay
c. Non-uniform delay
d. None of the above
Ans. b

31. CPU of a modern digital computers can generally be partitioned into ___ sections.
a. 1
b. 2
c. 3
d. 4
Ans. c

32. Partitions of CPU is-
a. Instructions unit
b. Instruction queue
c. Execution unit
d. All of the above
Ans. d

33. ___ is a faster storage of copies of programs and data.
a. RAM
b. ROM
c. CACHE
d. Hard disk
Ans. c

34. Programs and data reside in the ___, which usually consists of interleaved memory modules.
a. Hard disk
b. Main memory
c. Cache
d. ROM
Ans. b

35. ___ are fast registers for holding the intermediate results.
a. Latches
b. J.K
c. RS
d. Master slave
Ans. a

36. The instruction queue is ___ storage area-
a. FIFO
b. LIFO
c. FILO
d. All of the above
Ans. a

37. ___ may contain multiple functional pipelines for arithmetic logic functions.
a. Instruction queue
b. Instruction unit
c. Execution unit
d. All of the above
Ans. c

38. ___ Hazard in pipelines is caused by resource conflicts.
a. Structural
b. Data
c. Control
d. None of the above
Ans. a

39. ___ hazards arises when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.
a. Structural
b. Data
c. Control
d. None of the above
Ans. b

40. PMS stands for
a. Processor-memory switch
b. Program-memory-switch
c. Processor-machine-switch
d. Program-memory-switch
Ans. a

Conclusion

Advanced computer architecture MCQs with answers can be a valuable tool for those looking to further their knowledge of this topic.

With the help of these questions, it is possible to become more confident in one’s abilities and gain insight into the workings of the computer architecture.

Furthermore, the answers provided allow for an interactive learning experience that allows students to check their understanding and develop a better understanding of the concepts being taught.

Read more:

Leave a Comment

Your email address will not be published. Required fields are marked *

Scroll to Top